2: Register Fetch / Instruction Decode (Continue)

• busA <- Reg[rs] ; busB <- Reg[rt] ;

• Target <- PC + SignExt(Imm16)*4

Previous slide

Next slide

Back to first slide

View graphic version