MIPS Data Transfer Instructions

Instruction Comment

SW R3, 500(R4) Store word

SH R3, 502(R2) Store half

SB R2, 41(R3) Store byte

LW R1, 30(R2) Load word

LH R1, 40(R3) Load halfword

LHU R1, 40(R3) Load halfword unsigned

LB R1, 40(R3) Load byte

LBU R1, 40(R3) Load byte unsigned

LUI R1, 40 Load Upper Immediate (16 bits shifted left by 16)

Why do we need LUI?

Previous slide

Next slide

Back to first slide

View graphic version