

## **Lecture 4: Pipeline Complications: Data and Control Hazards**


**Professor Alvin R. Lebeck  
Computer Science 220  
Fall 2001**

### **Administrative**

---

- **Homework #1 Due Tuesday, September 11**
- **Start Reading Chapter 4**
- **Projects**

## Review: A Single Cycle Processor




© Alvin R. Lebeck 2001

CPS 220

3

## Review: Pipelining Lessons




- Pipelining doesn't help **latency** of single task, it helps **throughput** of entire workload
- Pipeline rate limited by **slowest** pipeline stage
- **Multiple** tasks operating simultaneously
- Potential speedup = **Number pipe stages**
- Unbalanced lengths of pipe stages reduces speedup
- Time to "**fill**" pipeline and time to "**drain**" it reduces speedup

© Alvin R. Lebeck 2001

CPS 220

4

## Review: The Five Stages of a Load




- **Ifetch:** Instruction Fetch
  - Fetch the instruction from the Instruction Memory
- **Reg/Dec:** Registers Fetch and Instruction Decode
- **Exec:** Calculate the memory address
- **Mem:** Read the data from the Data Memory
- **WrB:** Write the data back to the register file

© Alvin R. Lebeck 2001

5

## Review: Pipelining the Load Instruction



- **The five independent pipeline stages are:**
  - **Read Next Instruction:** The **Ifetch** stage.
  - **Decode Instruction and fetch register values:** The **Reg/Dec** stage
  - **Execute the operation:** The **Exec** stage.
  - **Access Data-Memory:** The **Mem** stage.
  - **Write Data to Destination Register:** The **WrB** stage
- **One instruction enters the pipeline every cycle**
  - One instruction comes out of the pipeline (completed) every cycle
  - The “Effective” Cycles per Instruction (**CPI**) is 1;  $\sim 1/5$  cycle time


© Alvin R. Lebeck 2001

6

## Review: Delay R-type's Write by One Cycle

- Delay R-type's register write by one cycle:


- Now R-type instructions also use Reg File's write port at Stage 5
- Mem stage is a **NO-OP** stage: nothing is being done. **Effective CPI?**



© Alvin R. Lebeck 2001

7

## Review: A Pipelined Datapath



© Alvin R. Lebeck 2001

8

## Its Not That Easy for Computers

- What could go wrong?
- Limits to pipelining: **Hazards** prevent next instruction from executing during its designated clock cycle
  - **Structural hazards**: HW cannot support this combination of instructions
  - **Data hazards**: Instruction depends on result of prior instruction still in the pipeline
  - **Control hazards**: Pipelining of branches & other instructions

© Alvin R. Lebeck 2001

CPS 220

9

## Speed Up Equation for Pipelining

$$\begin{aligned}
 \text{Speedup from pipelining} &= \frac{\text{Ave Instr Time unpipelined}}{\text{Ave Instr Time pipelined}} \\
 &= \frac{\text{CPI}_{\text{unpipelined}} \times \text{Clock Cycle}_{\text{unpipelined}}}{\text{CPI}_{\text{pipelined}} \times \text{Clock Cycle}_{\text{pipelined}}} \\
 &= \frac{\text{CPI}_{\text{unpipelined}}}{\text{CPI}_{\text{pipelined}}} \times \frac{\text{Clock Cycle}_{\text{unpipelined}}}{\text{Clock Cycle}_{\text{pipelined}}}
 \end{aligned}$$

$$\text{Ideal CPI} = \text{CPI}_{\text{unpipelined}} / \text{Pipeline depth}$$

$$\text{Speedup} = \frac{\text{Ideal CPI} \times \text{Pipeline depth}}{\text{CPI}_{\text{pipelined}}} \times \frac{\text{Clock Cycle}_{\text{unpipelined}}}{\text{Clock Cycle}_{\text{pipelined}}}$$

© Alvin R. Lebeck 2001

CPS 220

10

## Speed Up Equation for Pipelining

$$CPI_{\text{pipelined}} = \text{Ideal CPI} + \text{Pipeline stall clock cycles per instr}$$

$$\text{Speedup} = \frac{\text{Ideal CPI} \times \text{Pipeline depth}}{\text{Ideal CPI} + \text{Pipeline stall CPI}} \times \frac{\text{Clock Cycle}_{\text{unpipelined}}}{\text{Clock Cycle}_{\text{pipelined}}}$$

$$\text{Speedup} = \frac{\text{Pipeline depth}}{1 + \text{Pipeline stall CPI}} \times \frac{\text{Clock Cycle}_{\text{unpipelined}}}{\text{Clock Cycle}_{\text{pipelined}}}$$

© Alvin R. Lebeck 2001

CPS 220

11

## Example: Dual-port vs. Single-port

- **Machine A: Dual ported memory**
- **Machine B: Single ported memory, but its pipelined implementation has a 1.05 times faster clock rate**
- **Ideal CPI = 1 for both**
- **Loads are 40% of instructions executed**

$$\begin{aligned} \text{SpeedUp}_A &= \text{Pipeline Depth} / (1 + 0) \times (\text{clock}_{\text{unpipe}} / \text{clock}_{\text{pipe}}) \\ &= \text{Pipeline Depth} \end{aligned}$$

$$\begin{aligned} \text{SpeedUp}_B &= \text{Pipeline Depth} / (1 + 0.4 \times 1) \\ &\quad \times (\text{clock}_{\text{unpipe}} / (\text{clock}_{\text{unpipe}} / 1.05)) \\ &= (\text{Pipeline Depth} / 1.4) \times 1.05 \\ &= 0.75 \times \text{Pipeline Depth} \end{aligned}$$

$$\text{SpeedUp}_A / \text{SpeedUp}_B = \text{Pipeline Depth} / (0.75 \times \text{Pipeline Depth}) = 1.33$$

- **Machine A is 1.33 times faster**

© Alvin R. Lebeck 2001

CPS 220

12

### Three Generic Data Hazards

- Instr<sub>i</sub> followed by Instr<sub>j</sub>
- **Read After Write (RAW)**  
Instr<sub>j</sub> tries to read operand before Instr<sub>i</sub> writes it

© Alvin R. Lebeck 2001

CPS 220

13

### Three Generic Data Hazards

- Instr<sub>i</sub> followed by Instr<sub>j</sub>
- **Write After Read (WAR)**  
Instr<sub>j</sub> tries to write operand before Instr<sub>i</sub> reads it
- **Can't happen in DLX 5 stage pipeline because:**
  - All instructions take 5 stages,
  - Reads are always in stage 2, and
  - Writes are always in stage 5

© Alvin R. Lebeck 2001

CPS 220

14

## Three Generic Data Hazards

- Instr<sub>i</sub> followed by Instr<sub>j</sub>
- **Write After Write (WAW)**  
Instr<sub>j</sub> tries to write operand before Instr<sub>i</sub> writes it
  - Leaves wrong result ( Instr<sub>i</sub> not Instr<sub>j</sub>)
- Can't happen in DLX 5 stage pipeline because:
  - All instructions take 5 stages, and
  - Writes are always in stage 5
- Will see WAR and WAW in later more complicated pipes

© Alvin R. Lebeck 2001

CPS 220


15

## Data Hazards

- We must deal with instruction dependencies.
- **Example:**

```

sub $2, $1, $3
and $12, $2, $5  # $12 depends on the result in $2
or  $13, $6, $2  # but $2 is updated 3 clock
add $14, $2, $2  # cycles later.
sw  $15, 100($2) # We have a problem!! Data Hazard
            
```




© Alvin R. Lebeck 2001

16




## RAW Data Hazard Solution: Register Forwarding



© Alvin R. Lebeck 2001

17

## RAW Data Hazard for Load



- **Load is fetched during Cycle 1:**
  - The data is NOT written into the Reg File until the end of **Cycle 5**
  - We cannot read this value from the Reg File until Cycle 6
  - 3-instruction delay before the load takes effect
- **This is a Data Hazard:**
  - **Register forwarding** reduces the load delay to **ONE instruction**
  - **It is not possible to entirely eliminate the load Data Hazard!**

© Alvin R. Lebeck 2001

18



## Delayed Load

- Load instructions are defined such that immediate successor instruction will not read result of load.

**BAD**

```
ld    r1, 8(r2)
sub   r3, r1, r3
add   r2, r2, 4
```

**OK**

```
ld    r1, 8(r2)
add   r2, r2, 4
sub   r3, r1, r3
```

© Alvin R. Lebeck 2001

21

## Software Scheduling to Avoid Load Hazards

Try producing fast code for

$a = b + c;$

$d = e - f;$

assuming a, b, c, d, e, and f in memory.

Slow code:

```
LW    Rb,b
LW    Rc,c
ADD   Ra,Rb,Rc
SW    a,Ra
LW    Re,e
LW    Rf,f
SUB   Rd,Re,Rf
SW    d,Rd
```

Fast code:


```
LW    Rb,b
LW    Rc,c
LW    Re,e
ADD   Ra,Rb,Rc
LW    Rf,f
SW    a,Ra
SUB   Rd,Re,Rf
SW    d,Rd
```

© Alvin R. Lebeck 2001

CPS 220

22

## Compiler Avoiding Load Stalls



© Alvin R. Lebeck 2001

CPS 220

23

## Review: Data Hazards

- **RAW**
  - only one that can occur in DLX pipeline
- **WAR**
- **WAW**
- **Data Forwarding (Register Bypassing)**
  - send data from one stage to another bypassing the register file
- **Still have load use delay**

© Alvin R. Lebeck 2001

CPS 220

24

## Pipelining Summary

- Just overlap tasks, and easy if tasks are independent
- Speed Up ~ Pipeline Depth; if ideal CPI is 1, then:

$$\text{Speedup} = \frac{\text{Pipeline Depth}}{1 + \text{Pipeline stall CPI}} \times \frac{\text{Clock Cycle Unpipelined}}{\text{Clock Cycle Pipelined}}$$


- Hazards limit performance on computers:
  - Structural: need more HW resources
  - Data: need forwarding, compiler scheduling
  - Control: discuss today
- Branches and Other Difficulties
- What makes branches difficult?

© Alvin R. Lebeck 2001

CPS 220

25

## Control Hazard on Branches: Three Stage Stall




© Alvin R. Lebeck 2001

CPS 220

26

## Control Hazard




- Although **Beq** is fetched during Cycle 4:
  - Target address is **NOT** written into the PC until the **end of Cycle 7**
  - Branch's target is **NOT** fetched until **Cycle 8**
  - 3-instruction delay before the branch take effect
- This is called a **Control Hazard**:

## Branch Stall Impact

- If  $CPI = 1$ , 30% branch, Stall 3 cycles  $\Rightarrow$  new  $CPI = 1.9!$
- How can you reduce this delay?
- Two part solution:
  - Determine branch taken or not sooner, **AND**
  - Compute taken branch address earlier
- DLX branch tests if register = 0 or != 0
- DLX Solution:
  - Move Zero test to ID/RF stage
  - Adder to calculate new PC in ID/RF stage
  - 1 clock cycle penalty for branch versus 3

## Branch Delays



© Alvin R. Lebeck 2001

29

## Branch Hazard

- Can we eliminate the effect of this one cycle branch delay?

© Alvin R. Lebeck 2001

30

## Four Branch Hazard Alternatives

### #1: Stall until branch direction is clear

### #2: Predict Branch Not Taken

- Execute successor instructions in sequence
- “Squash” instructions in pipeline if branch actually taken
- Advantage of late pipeline state update
- 47% DLX branches not taken on average
- PC+4 already calculated, so use it to get next instruction

### #3: Predict Branch Taken

- 53% DLX branches taken on average
- But haven't calculated branch target address in DLX
  - » DLX still incurs 1 cycle branch penalty
  - » Other machines: branch target known before outcome

© Alvin R. Lebeck 2001


CPS 220

31

## Four Branch Hazard Alternatives

### #4: Delayed Branch

- Define branch to take place **AFTER** a following instruction



- 1 slot delay allows proper decision and branch target address in 5 stage pipeline
- DLX uses this

© Alvin R. Lebeck 2001

CPS 220

32



## Delayed Branch

- **Where to get instructions to fill branch delay slot?**
  - Before branch instruction
  - From the target address: only valuable when branch taken
  - From fall through: only valuable when branch not taken
  - Cancelling branches allows more slots to be filled
- **Compiler effectiveness for single branch delay slot:**
  - Fills about 60% of branch delay slots
  - About 80% of instructions executed in branch delay slots useful in computation
  - About 50% (60% x 80%) of slots usefully filled

© Alvin R. Lebeck 2001

CPS 220

33

## Evaluating Branch Alternatives

$$\text{Pipeline speedup} = \frac{\text{Pipeline depth}}{1 + \text{Branch frequency} \times \text{Branch penalty}}$$

<i>Scheduling scheme</i>	<i>Branch penalty</i>	<i>CPI</i>	<i>speedup v. unpipelined</i>	<i>speedup v. stall</i>
Stall pipeline	3	1.42	3.5	1.0
Predict taken	1	1.14	4.4	1.26
Predict not taken	1	1.09	4.5	1.29
Delayed branch	0.5	1.07	4.6	1.31

**Branches = 14% of insts, 65% of them change PC**


© Alvin R. Lebeck 2001

CPS 220

34

## Compiler “Static” Prediction of Taken/Untaken Branches

- Improves strategy for placing instructions in delay slot
- Two strategies
  - Backward branch predict taken, forward branch not taken
  - Profile-based prediction: record branch behavior, predict branch based on prior run




© Alvin R. Lebeck 2001

CPS 220

35

## Evaluating Static Branch Prediction

- Misprediction ignores frequency of branch
- “Instructions between mispredicted branches” is a better metric



© Alvin R. Lebeck 2001

CPS 220

36

## Pipelining Complications

- **Interrupts (Exceptions)**

- 5 instructions executing in 5 stage pipeline
- How to stop the pipeline?
- How to restart the pipeline?
- Who caused the interrupt?

<i>Stage</i>	<i>Problem interrupts occurring</i>
IF	Page fault on instruction fetch; misaligned memory access; memory-protection violation
ID	Undefined or illegal opcode
EX	Arithmetic interrupt
MEM	Page fault on data fetch; misaligned memory access; memory-protection violation

© Alvin R. Lebeck 2001

CPS 220

37

## Pipelining Complications

- **Simultaneous exceptions in > 1 pipeline stage**
  - Load with data page fault in MEM stage
  - Add with instruction page fault in IF stage
- **Solution #1**
  - Interrupt status vector per instruction
  - Defer check til last stage, kill state update if exception
- **Solution #2**
  - Interrupt ASAP
  - Restart everything that is incomplete
- **Exception in branch delay slot,**
  - SW needs two PCs
- **Another advantage for state update late in pipeline!**

© Alvin R. Lebeck 2001

CPS 220

38

## Next Time

- **Next time**
  - More pipeline complications
  - Longer pipelines (R4000) => Better branch prediction, more instruction parallelism?


### Todo

- Read Chapter 3 and 4
- Homework #1 due
- Project selection by September 30

## Pipeline Complications

- **Complex Addressing Modes and Instructions**
- **Address modes: Autoincrement causes register change during instruction execution**
  - Interrupts? Need to restore register state
  - Adds WAR and WAW hazards since writes no longer last stage
- **Memory-Memory Move Instructions**
  - Must be able to handle multiple page faults
  - Long-lived instructions: partial state save on interrupt
- **Condition Codes**

## Pipeline Complications: Floating Point



© Alvin R. Lebeck 2001

41

## Pipelining Complications

- **Floating Point:** long execution time
- Also, may pipeline FP execution unit so they can initiate new instructions without waiting full latency

<i>FP Instruction</i>	<i>Latency</i>	<i>Initiation Rate</i>	<i>(MIPS R4000)</i>
Add, Subtract	4	3	
Multiply	8	4	
<b>Divide</b>	<b>36</b>	<b>35</b>	(interrupts,
<b>Square root</b>	<b>112</b>	<b>111</b>	WAW, WAR)
Negate	2	1	
Absolute value	2	1	
FP compare	3	2	

Cycles before use result      Cycles before issue instr of same type

© Alvin R. Lebeck 2001

CPS 220

42

## Summary of Pipelining Basics

- **Hazards limit performance**
  - Structural: need more HW resources
  - Data: need forwarding, compiler scheduling
  - Control: early evaluation & PC, delayed branch, prediction
- **Increasing length of pipe increases impact of hazards; pipelining helps instruction bandwidth, not latency**
- **Compilers reduce cost of data and control hazards**
  - Load delay slots
  - Branch delay slots
  - Branch prediction
- **Interrupts, Instruction Set, FP makes pipelining harder**
- **Handling context switches.**

© Alvin R. Lebeck 2001

CPS 220

43

## Case Study: MIPS R4000 (100 MHz to 200 MHz)

- **8 Stage Pipeline:**
  - IF—first half of fetching of instruction; PC selection happens here as well as initiation of instruction cache access.
  - IS—second half of access to instruction cache.
  - RF—instruction decode and register fetch, hazard checking and also instruction cache hit detection.
  - EX—execution, which includes effective address calculation, ALU operation, and branch target computation and condition evaluation.
  - DF—data fetch, first half of access to data cache.
  - DS—second half of access to data cache.
  - TC—tag check, determine whether the data cache access hit.
  - WB—write back for loads and register-register operations.
- **8 Stages: What is impact on Load delay? Branch delay? Why?**

© Alvin R. Lebeck 2001

CPS 220

44



## MIPS FP Pipe Stages

FP Instr	1	2	3	4	5	6	7	8	...
Add, Subtract	U	S+A	A+R	R+S					
Multiply	U	E+M	M	M	M	N	N+A	R	
Divide	U	A	R	D <sup>28</sup>	...	D+A	D+R, D+R, D+A, D+R, A, R		
Square root	U	E	(A+R) <sup>108</sup>	...	A	R			
Negate	U	S							
Absolute value	U	S							
FP compare	U	A	R						

Stages:

<i>M</i>	First stage of multiplier		
<i>N</i>	Second stage of multiplier	<i>A</i>	Mantissa ADD stage
<i>R</i>	Rounding stage	<i>D</i>	Divide pipeline stage
<i>S</i>	Operand shift stage	<i>E</i>	Exception test stage
<i>U</i>	Unpack FP numbers		


© Alvin R. Lebeck 2001

CPS 220

47

## R4000 Performance

- Not ideal CPI of 1:
  - Load stalls (1 or 2 clock cycles)
  - Branch stalls (2 cycles + unfilled slots)
  - FP result stalls: RAW data hazard (latency)
  - FP structural stalls: Not enough FP hardware (parallelism)



© Alvin R. Lebeck 2001

CPS 220

48



## Next Time

---

- **Homework #1 is Due**
- **Instruction Level Parallelism (ILP)**
- **Read Chapter 4**