Coherent Interconnects

• Hierarchy of Busses

Memory

Memory

Memory

Memory

Cache

Cache

P

$

P

$

P

$

P

$

P

$

P

$

P

$

P

$

Previous slide

Next slide

Back to first slide

View graphic version