Relaxed Memory Models
Don’t need to force order for all memory operations
How to force an order among set of memory operations?
- Fence operations
- Observe synchronization operations
Fence (memory barrier)
- must complete all previous memory operations before issuing next
- Alpha, RMO (SPARC)
Observe synchronization operations
- weak ordering
- release consistency