Cache Controller
Sequences Reads/Writes of Cache Storage Array
- Don’t confuse this FSM with the protocol state transtion diagram
Must monitor bus and satisfy processor requests
- Single tag array decreases performance
- Dual ported or replicated tag storage
- Must modify both sets when state changes
Must Respond to Bus Requests Along With Initiating Requests
Today’s microprocessors are MP ready