Memory-based TLBs

• Put TLB on other side of bus, next to memory

• Requires virtual address caches

• What if TLB miss?

• Faults late in pipeline

  • 2ns clock, 4-way issue, 100ns to memory
  • 200 instructions, that’s a lot of state to save and restore.

Previous slide

Next slide

Back to first slide

View graphic version