TLB Design
Must be fast, not increase critical path
Must achieve high hit ratio
Generally small highly associative
Mapping change
- page removed from physical memory
- processor must invalidate the TLB entry (special instructions)
PTE is per process entity
- Multiple processes with same virtual addresses
- Context Switches?
Add ASID (PID)
- part of processor state, must be set on context switch