Processor Interface Issues
Interconnections
Busses
Processor interface
I/O Instructions
Memory mapped I/O
I/O Control Structures
Device Controllers
Polling/Interrupts
Data movement
Programmed I/O / DMA
Capacity, Access Time, Bandwidth
Previous slide
Next slide
Back to first slide
View graphic version