Memory Mapped I/O
Single Memory & I/O Bus
No Separate I/O Instructions
ROM
RAM
I/O
Bridge
Physical Address
Issue command through store instruction
Check status with load instruction
Caches?
Previous slide
Next slide
Back to first slide
View graphic version