## The MIPS Instruction Set Architecture

Computer Science 104
Lecture 5

## Today’s Lecture

Admin

- HW \#1 is due
- HW \#2 assigned

Outline

- Review
- A specific ISA, we'll use it throughout semester, very similar to the NiosIl ISA (we will use for programs)
- Instruction categories
- Specific Instructions

Reading
Chapter 2, Appendix B,
"The Nios Soft Processor" Sections 3, 5-8

## Review: Basic ISA Classes

## Accumulator:

1 address
add A
acc $\leftarrow$ acc + mem $[A]$
1+x address
addx A
acc $\leftarrow \operatorname{acc}+\operatorname{mem}[A+x]$

## Stack:

0 address
add
tos $\leftarrow$ tos $\boldsymbol{+}$ next (JAVA VM)

## General Purpose Register:

2 address add $A B \quad A \leftarrow A+B$
3 address $\quad$ add $A B C \quad A \leftarrow B+C$

Load/Store:

3 address load Ra Rb store $\mathbf{R a} \mathbf{R b}$
add $R a R b R c \quad R a \leftarrow R b+R c$
$\mathrm{Ra} \leftarrow \operatorname{mem}[\mathrm{Rb}]$ $\operatorname{mem}[\mathrm{Rb}] \leftarrow \mathrm{Ra}$

## Review: LOAD / STORE ISA

## - Instruction set:

add, sub, mult, div, ... only on operands in registers
Id, st, to move data from and to memory, only way
to access memory
Example: $\mathbf{a}^{*} \mathbf{b}$ - (a+c*b) (assume in memory)
r1, r2, r3
ld r1, c 2, ?, ?
ld r2, b 2, 3, ?
mult r1, r1, r2 6, 3, ?
Id r 3 , a
6, 3, 4
add r1, r1, r3 10, 3, 4
mult r2, r2, r3 10, 12, 4
sub r3, r2, r1 10, 12, 2
7 instructions

## Using Registers to Access Memory

## - Registers can hold memory addresses

## Given

int $x$; int *p;
$\mathrm{p}=\& \mathrm{x}$;
*p = *p + 8;
Instructions
Id r1, p // r1 <- mem[p]
Id r2, r1 // r2 <- mem[r1]
add r2, r2, 0x8 // increment $x$ by 8
st r1, r2 // mem[r1] <- r2

- Many different ways to address operands
$0 \times 260$ •••

> not all Instruction sets include all modes


## Kinds of Addressing Modes

- Register direct Ri
- Immediate (literal) v

- Direct (absolute) M[v]
- Register indirect M[Ri]
- Base+Displacement M[Ri + v]
- Base+Index M[Ri + Rj]
- Scaled Index M[Ri + Rj*d + v]
- Autoincrement M[Ri++]
- Autodecrement M[Ri--]
- Memory Indirect $\mathbf{M}[\mathrm{M}[\mathrm{Ri}]$ ]



## memory



## Making Instructions Machine Readable

- So far, still too abstract
> add r1, r2, r3
- Need to specify instructions in machine readable form
- Bunch of Bits
- Instructions are bits with well defined fields $>$ Like a floating point number has different fields
- Instruction Format
$>$ establishes a mapping from "instruction" to binary values
$>$ which bit positions correspond to which parts of the instruction (operation, operands, etc.)


## Example: MIPS

## Register-Register



Register-Immediate

| 31 | $26 \quad 25$ | 2120 | 1615 |
| :---: | :---: | :---: | :---: |
| Op | Rs 1 | Rd | immediate |

Branch


Jump / Call


## Stored Program Computer

- Instructions: a fixed set of built-in operations
- Instructions and data are stored in the (same) computer memory
- Fetch-Execute Cycle

```
while (!done)
    fetch instruction
    execute instruction
```

- This is done by the hardware for speed
- This is what the Niosll Instruction Set Simulator does


## What Must be Specified?



- Instruction Format $>$ how do we tell what operation to perform?
- Location of operands and result
$>$ where other than memory?
$>$ how many explicit operands?
$>$ how are memory operands located? $>$ which can or cannot be in memory?
- Data type and Size
- Operations
$>$ what are supported
- Successor instruction
> jumps, conditions, branches
- fetch-decode-execute is implicit!


## MIPS ISA Categories

- Arithmetic
$>$ add, sub, mul, etc
- Logical
$>$ and, or, shift
- Data Transfer
$>$ load, store
$>$ MIPS is LOAD/STORE architecture
- Conditional Branch
> implement if, for, while... statements
- Unconditional Jump
> support method invocation (function call, procedure calls)


## MIPS Instruction set Architecture

- 3-Address Load/Store Architecture.
- Register and Immediate addressing modes for operations.
- Immediate and Displacement addressing for Loads and Stores.
- Examples (Assembly Language):

| add | $\$ 1, \$ 2, \$ 3$ | $\#$ | $\$ 1=\$ 2+\$ 3$ |
| :--- | :--- | :--- | :--- |
| addi | $\$ 1, \$ 1,4$ | $\#$ | $\$ 1=\$ 1+4$ |
|  | $\$ 1,100(\$ 2)$ | $\#$ | $\$ 1=$ Memory $[\$ 2+100]$ |
| Iw | $\$ 1,100(\$ 2)$ | $\#$ | Memory $[\$ 2+100]=\$ 1$ |
| sw | $\$ 1,100$ | $\#$ | $\$ 1=100 \times 216$ |
|  | $\$ 1, \$ 3,100$ | $\#$ | $\$ 1=\$ 3+100$ |

## MIPS Integer Registers

- Registers: fast memory, Integral part of the CPU.
- Programmable storage $2^{32}$ bytes
- $31 \times 32$-bit GPRs ( $\mathrm{RO}=0$ )
- $32 \times 32$-bit FP regs (paired DP)



## MIPS Instruction Formats

## R-type: Register-Register

| 31 | 26 | 25 | 2120 | 16 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: |

I-type: Register-Immediate


J-type: Jump / Call

| $31 \quad 2625$ |  |
| :---: | :---: |
| Op | target |

Terminology
Op = opcode
Rs, Rt, Rd = register specifier

## NiosIl Instruction Formats

## R-type: Register-Register



I-type: Register-Immediate


J-type: Jump / Call


Terminology
Op = opcode
Rs, Rt, Rd = register specifier

## R Type: <OP> rd, rs, rt



| op | a 6-bit operation code. |
| :--- | :--- |
| rs | a 5-bit source register. |
| rt | a 5-bit target (source) register. |
| rd | a 5-bit destination register. |
| shmt | a 5-bit shift amount. |
| func | a 6-bit function field. |

Operand Addressing: Register direct
Example: ADD \$1, \$2, \$3 \# \$ = \$ + \$3

| op | rs | rt | rd | shmt |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| func |  |  |  |  |  |
| 000000 | 00010 | 00011 | 00001 | 00000 | 100000 |

## I-Type <op> rt, rs, immediate



## Immediate: 16 bit value

Operand Addressing:
Register Direct and Immediate

## Add Immediate Example

$$
\text { addi } \$ 1, \$ 2,100 \quad \# \$ 1=\$ 2+100
$$

| op | rs | rt | immediate |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 001000 | 00010 | 00001 | 0000 | 0000 | 0110 | 0100 |

## |-Type <op> rt, rs, immediate



Load Word Example
Iw $\quad \$ 1,100(\$ 2) \quad \# \$ 1=\operatorname{Mem}[\$ 2+100]$

| op | rs | rt | immediate |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 100011 | 00010 | 00001 | 0000 | 0000 | 0110 | 0100 |

## Successor Instruction


main()
\{
int $x, y$, same; $/ / \$ 0==0$ always
$\mathbf{x}=43$;
// addi \$1, \$0, 43
$y=2$;
// addi \$2, \$0, 2
same $=0$;
// addi \$3, \$0, 0
if ( $x==y$ ) same $=1$; // execute only if $x==y$ // addi \$3, \$0, 1
\}

## The Program Counter (PC)

- Special register (PC) that points to instructions
- Contains memory address (like a pointer)
- Instruction fetch is

$$
>\text { inst }=\text { mem[pc] }
$$

- To fetch next sequential instruction PC = PC + ?
> Size of instruction?


## The Program Counter

```
x = 43; // addi $1, $0, 43
y = 2; // addi $2, $0, 2
same = 0; // addi $3, $0, 0
if (x == y)
    same = 1; // addi $3, $0, 1 execute if x == y
```

PC is always automatically incremented to next instruction
Memory

| $\frac{\mathrm{PC}}{0 \times 10000}$ | $\xrightarrow{ } 0 \times 10000$ | addi \$1, \$0, 43 |
| :---: | :---: | :---: |
|  |  | addi \$2, \$0, 2 |
| 0x10004 | 0x10008 | addi \$3, \$0, 0 |
| 0x10008 | 0x1000c | addi \$3, \$0, 1 |

Clearly, this is not correct
We cannot always execute both $0 \times 10008$ and $0 \times 1000$ c

## I-Type <op> rt, rs, immediate



- PC relative addressing

Branch Not Equal Example
bne \$1, \$2, 100 \# If (\$1!= \$2) goto [PC+4+100]

- +4 because by default we increment for sequential
$>$ more detailed discussion later in semester

| op | rs | rt | immediate |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000101 | 00001 | 00010 | 0000 | 0000 | 0110 | 0100 |

## The Program Counter

```
x = 43; // addi $1, $0, 43
y = 2; // addi $2, $0, 2
same = 0; // addi $3, $0, 0
if (x == y)
    same = 1; // addi $3, $0, $1 execute if x == y
x = x + y; // addi $1, $1, $2
```

| PC | 00 | addi \$1, \$0, 43 |
| :---: | :---: | :---: |
| 0x10000 | 04 | addi \$2, \$0, 2 |
| 0x10004 | x10008 | addi \$3, \$0, 0 |
| $0 \times 10008$ | 1000c | bne \$1, \$2, 4 |
|  | 0x10010 | addi \$3, \$0, 1 |
| $0 \times$ | 0x10014 | addi \$1, \$1, \$2 |

Understand branches

## Successor Instruction



```
int equal(int a1, int a2) {
    int tsame;
    tsame = 0;
    if (a1 == a2)
        tsame = 1; // only if a1 == a2
    return(tsame);
}
main()
{
    int x,y,same; // r0 == 0 always
    x = 43; // addi $1, $0, 43
    y 2; // addi $2, $0, 2
    same = equal (x,y); // need to call function
    // other computation
}
```


## The Program Counter

- Branches are limited to 16 bit immediate
- Big programs?

$$
\begin{aligned}
& \mathbf{x}=43 ; / / \text { addi } \$ 1, \$ 0,43 \\
& \mathbf{y}=2 ; / / \text { addi } \$ 2, \$ 0,2 \\
& \text { same }=\text { equal }(x, y) ;
\end{aligned}
$$



## J-Type: <op> target



Jump and Link Example
JAL 1000 \# PC<- 1000, \$31<-PC+4
\$31 set as side effect, used for returning, implicit operand


## R Type: <OP> rd, rs, rt



Jump Register Example
jr \$31 \# PC <- \$31

| op | rs | rt | rd | shmt | func |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000000 | 00010 | 10000 | 00001 | 00000 | 001000 |

## Instructions for Procedure Call and Return

```
int equal(int a1, int a2) {
        int tsame;
        tsame = 0;
        if (a1 == a2)
            tsame = 1;
                return(tsame);
}
main()
{
    int x,y,same;
        x = 43;
        y = 2;
        same = equal (x,y);
        // other computation
}
```

| 0x10000 | addi \$1, \$0, 43 |
| :---: | :---: |
| 0x10004 | addi \$2, \$0, 2 |
| 0x10008 | jal 0×30408 |
| 0x1000c | ?? |


| $0 \times 30408$ | addi $\$ 3, \$ 0,0$ |
| :--- | :--- | :--- |
| $0 \times 3040 \mathrm{c}$ | bne $\$ 1, \$ 2,4$ |
| $0 \times 30410$ | addi $\$ 3, \$ 0,1$ |
| $0 \times 30414$ | jr $\$ 31$ |
|  |  |


| $\underline{P C}$ | $\$ 31$ |
| :---: | :---: |
| $0 \times 10000$ | $? ?$ |
| $0 \times 10004$ | $? ?$ |
| $0 \times 10008$ | $? ?$ |
| $0 \times 30408$ | $0 \times 1000 c$ |
| $0 \times 3040 c$ | $0 \times 1000 c$ |
| $0 \times 30410$ | $0 \times 1000 c$ |
| $0 \times 30414$ | $0 \times 1000 c$ |
| $0 \times 1000 c$ | $0 \times 1000 c$ |

## MIPS Arithmetic Instructions

| Instruction | Example | Meaning | Comments |
| :---: | :---: | :---: | :---: |
| add | add \$1,\$2,\$3 | \$1 = \$2 + \$ | 3 operands |
| subtract | sub \$1,\$2,\$3 | \$1 = \$2-\$3 | 3 operands |
| add immediate | addi \$1,\$2,100 | \$1 = \$2 + 100 | + constant |
| add unsigned | addu \$1,\$2,\$3 | \$1 = \$2 + \$3 | 3 operands |
| subtract unsigned | subu \$1,\$2,\$3 | \$1 = \$2-\$3 | 3 operands |
| add imm. unsign. | addiu \$1,\$2,100 | \$1 = \$2 + 100 | + constant |
| multiply | mult \$2,\$3 | Hi, Lo $=\$ 2 \times \$ 3$ | 64-bit signed product |
| multiply unsigned | multu \$2,\$3 | Hi, Lo = \$2 ${ }^{\text {x }}$ \$ 3 | 64-bit unsigned product |
| divide | div \$2,\$3 | Lo = \$2 $\div$ \$ 3 , | Lo = quotient, |
|  |  | $\mathrm{Hi}=\$ 2 \mathrm{mod} \$ 3$ | $\mathrm{Hi}=$ remainder |
| divide unsigned | divu \$2,\$3 | Lo = \$2 $\ddagger$ \$ ${ }^{\text {, }}$ | Unsigned quotient |
|  |  | $\mathrm{Hi}=\$ 2 \mathrm{mod}$ \$ | Usigned remainder |
| Move from Hi | mfhi \$1 | \$1 $=\mathrm{Hi}$ | Used to get copy of Hi |
| Move from Lo | mflo \$1 | \$1 = Lo | Used to get copy of Lo |

Which add for address arithmetic? Which for integers?

| MIPS Logical Instructions |  |  |  |
| :---: | :---: | :---: | :---: |
| Instruction | Example | Meaning | Comment |
| and | and \$1,\$2,\$3 | \$1 = \$2 \& \$3 | Bitwise AND |
| or | or \$1,\$2,\$3 | \$1 = \$2 \| \$ ${ }^{\text {d }}$ | Bitwise OR |
| xor | xor \$1,\$2,\$3 | \$1 $=$ \$2 $\oplus$ \$ 3 | Bitwise XOR |
| nor | nor \$1,\$2,\$3 | \$1 $=\sim(\$ 2 \mid \$ 3)$ | Bitwise NOR |
| and immediate | andi \$1,\$2,10 | \$1 = \$2 \& 10 | Bitwise AND reg, const |
| or immediate | ori \$1,\$2,10 | \$1 = \$2 \| 10 | Bitwise OR reg, const |
| xor immediate | xori \$1, \$2,10 | \$1 = ~\$2 \& 10 | Bitwise XOR reg, const |
| shift left logical | sll \$1,\$2,10 | \$1 = \$2 < 10 | Shift left by constant |
| shift right logical | srl \$1,\$2,10 | \$1 = \$2 >> 10 | Shift right by constant |
| shift right arithm. | sra \$1,\$2,10 | \$1 = \$2 >> 10 | Shift right (sign extend) |
| shift left logical | sllv \$1,\$2,\$3 | \$1 = \$2 < \$ 3 | Shift left by var |
| shift right logical | srlv \$1,\$2, \$3 | \$1 = \$2 >> \$3 | Shift right by var |
| shift right arithm. | srav \$1,\$2, \$3 | \$1 = \$2 >> \$3 | Shift right arith. by var |
| © Alvin R. Lebeck |  | CPS 104 |  |

## MIPS Data Transfer Instructions

| Instruction | $\underline{\text { Comment }}$ |
| :--- | :--- |
| SW R3, 500(R4) | Store word |
| SH R3, 502(R2) | Store half |
| SB R2, 41(R3) | Store byte |

LW R1, 30(R2) Load word
LH R1, 40(R3)
Load halfword
LHU R1, 40(R3)
Load halfword unsigned
LB R1, 40(R3)
Load byte
Load byte unsigned
Load Upper Immediate (16 bits shifted left by 16)
LUI R1, 40


R5 $0000 \ldots 0000$

## MIPS Compare and Branch

## Compare and Branch

```
        beq rs, rt, offset if R[rs] == R[rt] then PC-relative branch
        bne rs, rt, offset
                            <>
```

Compare to zero and Branch

| blez rs, offset <br> bgtz rs, offset | if $R[r s]<=0$ then PC-relative branch |  |
| :--- | :---: | :---: |
| bltz | rs, offset | $>$ |
| bgez | rs, offset | $>=$ |
| bltzal rs, offset <br> bgeal rs, offset if $R[r s]$$\quad<0$ then branch and link (into $R$ 31) |  |  |
| $>=$ |  |  |

- Remaining set of compare and branch take two instructions
- Almost all comparisons are against zero!


## MIPS jump, branch, compare instructions



## Signed v.s. Unsigned Comparison

| $R 1=0 \ldots 00$ | 0000 | 0000 | 0000 | 0001 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $R 2=0 \ldots 00$ | 0000 | 0000 | 0000 | 0010 |
| $R 3=1 \ldots 11$ | 1111 | 1111 | 1111 | 1111 |

- After executing these instructions:
slt r4,r2,r1
slt r5,r3,r1
sltu r6,r2,r1
sltu r7,r3,r1
- What are values of registers $\mathrm{r} 4-\mathrm{r} 7$ ? Why?
r4 = ; r5 = ; $\mathbf{r 6 = \quad ; r 7 = \quad ; ~}$


## Summary

- MIPS has 5 categories of instructions
> Arithmetic, Logical, Data Transfer, Conditional Branch, Unconditional Jump
- 3 Instruction Formats
- Niosll Soft Processor and ISA Reference


## Next Time

- Assembly Programming


## Reading

- Ch. 2, Appendix B, Niosll Soft Processor
- HW \#2

