

The MIPS Instruction Set Architecture

Computer Science 104
Lecture 5

Today's Lecture

Admin

- HW #1 is due
- HW #2 assigned

Outline

- Review
- A specific ISA, we'll use it throughout semester, very similar to the NiosII ISA (we will use for programs)
- Instruction categories
- Specific Instructions

Reading

Chapter 2, Appendix B,
"The Nios Soft Processor" Sections 3, 5-8

Review: Basic ISA Classes

Accumulator:

1 address	add A	$acc \leftarrow acc + mem[A]$
1+x address	addx A	$acc \leftarrow acc + mem[A + x]$

Stack:

0 address	add	$tos \leftarrow tos + next$ (JAVA VM)
-----------	-----	---------------------------------------

General Purpose Register:

2 address	add A B	$A \leftarrow A + B$
3 address	add A B C	$A \leftarrow B + C$

Load/Store:

3 address	add Ra Rb Rc	$Ra \leftarrow Rb + Rc$
	load Ra Rb	$Ra \leftarrow mem[Rb]$
	store Ra Rb	$mem[Rb] \leftarrow Ra$

Review: LOAD / STORE ISA

• Instruction set:

add, sub, mult, div, ... **only on operands in registers**

ld, st, **to move data from and to memory, only way to access memory**

Example: $a*b - (a+c*b)$ (assume in memory)

	r1, r2, r3
ld r1, c	2, ?, ?
ld r2, b	2, 3, ?
mult r1, r1, r2	6, 3, ?
ld r3, a	6, 3, 4
add r1, r1, r3	10, 3, 4
mult r2, r2, r3	10, 12, 4
sub r3, r2, r1	10, 12, 2

7 instructions

a	4
b	3
c	2

Using Registers to Access Memory


- Registers can hold memory addresses

Given

```
int x; int *p;
p = &x;
*p = *p + 8;
```

Instructions

```
ld r1, p      // r1 <- mem[p]
ld r2, r1     // r2 <- mem[r1]
add r2, r2, 0x8 // increment x by 8
st r1, r2     // mem[r1] <- r2
```




- Many different ways to address operands

➤ not all Instruction sets include all modes

Kinds of Addressing Modes

- Register direct R_i
- Immediate (literal) v
- Direct (absolute) $M[v]$
- Register indirect $M[R_i]$
- Base+Displacement $M[R_i + v]$
- Base+Index $M[R_i + R_j]$
- Scaled Index $M[R_i + R_j * d + v]$
- Autoincrement $M[R_i++]$
- Autodecrement $M[R_i--]$
- Memory Indirect $M[M[R_i]]$



registers



memory




Making Instructions Machine Readable


- **So far, still too abstract**
 - add r1, r2, r3
- **Need to specify instructions in machine readable form**
- **Bunch of Bits**
- **Instructions are bits with well defined fields**
 - Like a floating point number has different fields
- **Instruction Format**
 - establishes a mapping from “instruction” to binary values
 - which bit positions correspond to which parts of the instruction (operation, operands, etc.)

Example: MIPS


Register-Register




Register-Immediate



Branch



Jump / Call




Stored Program Computer

- **Instructions**: a fixed set of built-in operations
- Instructions and data are stored in the (same) computer memory
- **Fetch-Execute Cycle**

```
while (!done)
    fetch instruction
    execute instruction
```
- This is done by the hardware for speed
- This is what the NiosII Instruction Set Simulator does

What Must be Specified?



- **Instruction Format**
 - how do we tell what operation to perform?
- **Location of operands and result**
 - where other than memory?
 - how many explicit operands?
 - how are memory operands located?
 - which can or cannot be in memory?
- **Data type and Size**
- **Operations**
 - what are supported
- **Successor instruction**
 - jumps, conditions, branches
- **fetch-decode-execute is implicit!**

MIPS ISA Categories

- **Arithmetic**
 - add, sub, mul, etc
- **Logical**
 - and, or, shift
- **Data Transfer**
 - load, store
 - MIPS is LOAD/STORE architecture
- **Conditional Branch**
 - implement if, for, while... statements
- **Unconditional Jump**
 - support method invocation (function call, procedure calls)


MIPS Instruction set Architecture

- **3-Address Load/Store Architecture.**
- **Register and Immediate addressing modes for operations.**
- **Immediate and Displacement addressing for Loads and Stores.**
- **Examples (Assembly Language):**

add	\$1, \$2, \$3	#	\$1 = \$2 + \$3
addi	\$1, \$1, 4	#	\$1 = \$1 + 4
lw	\$1, 100 (\$2)	#	\$1 = Memory[\$2 + 100]
sw	\$1, 100 (\$2)	#	Memory[\$2 + 100] = \$1
lui	\$1, 100	#	\$1 = 100 X 216
addi	\$1, \$3, 100	#	\$1 = \$3 + 100


MIPS Integer Registers

- **Registers: fast memory, Integral part of the CPU.**
- **Programmable storage**
2³² bytes
- **31 x 32-bit GPRs (R0 = 0)**
- **32 x 32-bit FP regs (paired DP)**
- **32-bit HI, LO, PC**




MIPS Instruction Formats


R-type: Register-Register



I-type: Register-Immediate



J-type: Jump / Call




Terminology

Op = opcode

Rs, Rt, Rd = register specifier

NiosII Instruction Formats


R-type: Register-Register



I-type: Register-Immediate



J-type: Jump / Call




Terminology

Op = opcode

Rs, Rt, Rd = register specifier


R Type: <OP> rd, rs, rt




op	a 6-bit operation code.
rs	a 5-bit source register.
rt	a 5-bit target (source) register.
rd	a 5-bit destination register.
shmt	a 5-bit shift amount.
func	a 6-bit function field.

Operand Addressing: Register direct

Example: **ADD \$1, \$2, \$3** # \$1 = \$2 + \$3



I-Type <op> rt, rs, immediate




Immediate: 16 bit value

Operand Addressing:


Register Direct and Immediate

Add Immediate Example


addi \$1, \$2, 100 # \$1 = \$2 + 100



I-Type <op> rt, rs, immediate




Base+index




Load Word Example

lw \$1, 100(\$2) # \$1 = Mem[\$2+100]



Successor Instruction



The Program Counter (PC)


- **Special register (PC) that points to instructions**
- **Contains memory address (like a pointer)**
- **Instruction fetch is**
 - $inst = mem[pc]$
- **To fetch next sequential instruction $PC = PC + ?$**
 - **Size of instruction?**

The Program Counter

```


x = 43;      // addi $1, $0, 43
y = 2;      // addi $2, $0, 2
same = 0;   // addi $3, $0, 0
if (x == y)
    same = 1; // addi $3, $0, 1 execute if x == y
    
```

PC is always automatically incremented to next instruction



Clearly, this is not correct
We cannot always execute both 0x10008 and 0x1000c

I-Type <op> rt, rs, immediate



- PC relative addressing

Branch Not Equal Example

bne \$1, \$2, 100 # If (\$1 != \$2) goto [PC+4+100]

- +4 because by default we increment for sequential


➤ more detailed discussion later in semester

op	rs	rt	immediate
000101	00001	00010	0000 0000 0110 0100

The Program Counter


```

x = 43;      // addi $1, $0, 43
y = 2;      // addi $2, $0, 2
same = 0;   // addi $3, $0, 0
if (x == y)
    same = 1; // addi $3, $0, $1 execute if x == y
x = x + y;  // addi $1, $1, $2
    
```



Understand branches

Successor Instruction



```

int equal(int a1, int a2) {
    int tsame;
    tsame = 0;
    if (a1 == a2)
        tsame = 1; // only if a1 == a2
    return(tsame);
}

main()
{
    int x,y,same; // r0 == 0 always
    x = 43; // addi $1, $0, 43
    y = 2; // addi $2, $0, 2
    same = equal(x,y); // need to call function
    // other computation
}
    
```

The Program Counter


- Branches are limited to 16 bit immediate
- Big programs?

```
x = 43; // addi $1, $0, 43
y = 2; // addi $2, $0, 2
same = equal(x,y);
```

0x10000	addi \$1, \$0, 43
0x10004	addi \$2, \$0, 2
0x10008	"go execute equal"

0x30408	addi \$3, \$0, 0
0x3040c	beq \$1, \$2, 8
0x30410	addi \$3, \$0, 1
	"return \$3"

J-Type: <op> target




Jump and Link Example

JAL 1000 # PC<- 1000, \$31<-PC+4

\$31 set as side effect, used for returning, implicit operand


op	Target
000011	00 0000 0000 0000 0011 1110 1000

R Type: <OP> rd, rs, rt



Jump Register Example

`jr $31` # PC <- \$31



Instructions for Procedure Call and Return

<pre> int equal(int a1, int a2) { int tsame; tsame = 0; if (a1 == a2) tsame = 1; return(tsame); } main() { int x,y,same; x = 43; y = 2; same = equal(x,y); // other computation } </pre>	<table border="1" style="border-collapse: collapse;"> <tr><td style="padding: 2px;">0x10000</td><td style="padding: 2px;"><code>addi \$1, \$0, 43</code></td></tr> <tr><td style="padding: 2px;">0x10004</td><td style="padding: 2px;"><code>addi \$2, \$0, 2</code></td></tr> <tr><td style="padding: 2px;">0x10008</td><td style="padding: 2px;"><code>jal 0x30408</code></td></tr> <tr><td style="padding: 2px;">0x1000c</td><td style="padding: 2px;">??</td></tr> </table> <table border="1" style="border-collapse: collapse;"> <tr><td style="padding: 2px;">0x30408</td><td style="padding: 2px;"><code>addi \$3, \$0, 0</code></td></tr> <tr><td style="padding: 2px;">0x3040c</td><td style="padding: 2px;"><code>bne \$1, \$2, 4</code></td></tr> <tr><td style="padding: 2px;">0x30410</td><td style="padding: 2px;"><code>addi \$3, \$0, 1</code></td></tr> <tr><td style="padding: 2px;">0x30414</td><td style="padding: 2px;"><code>jr \$31</code></td></tr> </table> <table border="0"> <thead> <tr> <th style="text-align: left; padding-right: 20px;"><u>PC</u></th> <th style="text-align: left;"><u>\$31</u></th> </tr> </thead> <tbody> <tr><td style="padding: 2px;">0x10000</td><td style="padding: 2px;">??</td></tr> <tr><td style="padding: 2px;">0x10004</td><td style="padding: 2px;">??</td></tr> <tr><td style="padding: 2px;">0x10008</td><td style="padding: 2px;">??</td></tr> <tr><td style="padding: 2px;">0x30408</td><td style="padding: 2px;">0x1000c</td></tr> <tr><td style="padding: 2px;">0x3040c</td><td style="padding: 2px;">0x1000c</td></tr> <tr><td style="padding: 2px;">0x30410</td><td style="padding: 2px;">0x1000c</td></tr> <tr><td style="padding: 2px;">0x30414</td><td style="padding: 2px;">0x1000c</td></tr> <tr><td style="padding: 2px;">0x1000c</td><td style="padding: 2px;">0x1000c</td></tr> </tbody> </table>	0x10000	<code>addi \$1, \$0, 43</code>	0x10004	<code>addi \$2, \$0, 2</code>	0x10008	<code>jal 0x30408</code>	0x1000c	??	0x30408	<code>addi \$3, \$0, 0</code>	0x3040c	<code>bne \$1, \$2, 4</code>	0x30410	<code>addi \$3, \$0, 1</code>	0x30414	<code>jr \$31</code>	<u>PC</u>	<u>\$31</u>	0x10000	??	0x10004	??	0x10008	??	0x30408	0x1000c	0x3040c	0x1000c	0x30410	0x1000c	0x30414	0x1000c	0x1000c	0x1000c
0x10000	<code>addi \$1, \$0, 43</code>																																		
0x10004	<code>addi \$2, \$0, 2</code>																																		
0x10008	<code>jal 0x30408</code>																																		
0x1000c	??																																		
0x30408	<code>addi \$3, \$0, 0</code>																																		
0x3040c	<code>bne \$1, \$2, 4</code>																																		
0x30410	<code>addi \$3, \$0, 1</code>																																		
0x30414	<code>jr \$31</code>																																		
<u>PC</u>	<u>\$31</u>																																		
0x10000	??																																		
0x10004	??																																		
0x10008	??																																		
0x30408	0x1000c																																		
0x3040c	0x1000c																																		
0x30410	0x1000c																																		
0x30414	0x1000c																																		
0x1000c	0x1000c																																		

MIPS Arithmetic Instructions

<u>Instruction</u>	<u>Example</u>	<u>Meaning</u>	<u>Comments</u>
add	add \$1,\$2,\$3	$\$1 = \$2 + \$3$	3 operands
subtract	sub \$1,\$2,\$3	$\$1 = \$2 - \$3$	3 operands
add immediate	addi \$1,\$2,100	$\$1 = \$2 + 100$	+ constant
add unsigned	addu \$1,\$2,\$3	$\$1 = \$2 + \$3$	3 operands
subtract unsigned	subu \$1,\$2,\$3	$\$1 = \$2 - \$3$	3 operands
add imm. unsign.	addiu \$1,\$2,100	$\$1 = \$2 + 100$	+ constant
multiply	mult \$2,\$3	Hi, Lo = $\$2 \times \3	64-bit signed product
multiply unsigned	multu \$2,\$3	Hi, Lo = $\$2 \times \3	64-bit unsigned product
divide	div \$2,\$3	Lo = $\$2 \div \3 , Hi = $\$2 \bmod \3	Lo = quotient, Hi = remainder
divide unsigned	divu \$2,\$3	Lo = $\$2 \div \3 , Hi = $\$2 \bmod \3	Unsigned quotient Unsigned remainder
Move from Hi	mfhi \$1	$\$1 = \text{Hi}$	Used to get copy of Hi
Move from Lo	mflo \$1	$\$1 = \text{Lo}$	Used to get copy of Lo

Which add for address arithmetic? Which for integers?


MIPS Logical Instructions

<u>Instruction</u>	<u>Example</u>	<u>Meaning</u>	<u>Comment</u>
and	and \$1,\$2,\$3	$\$1 = \$2 \& \$3$	Bitwise AND
or	or \$1,\$2,\$3	$\$1 = \$2 \$3$	Bitwise OR
xor	xor \$1,\$2,\$3	$\$1 = \$2 \oplus \$3$	Bitwise XOR
nor	nor \$1,\$2,\$3	$\$1 = \sim(\$2 \$3)$	Bitwise NOR
and immediate	andi \$1,\$2,10	$\$1 = \$2 \& 10$	Bitwise AND reg, const
or immediate	ori \$1,\$2,10	$\$1 = \$2 10$	Bitwise OR reg, const
xor immediate	xori \$1, \$2,10	$\$1 = \sim\$2 \& \sim 10$	Bitwise XOR reg, const
shift left logical	sll \$1,\$2,10	$\$1 = \$2 \ll 10$	Shift left by constant
shift right logical	srl \$1,\$2,10	$\$1 = \$2 \gg 10$	Shift right by constant
shift right arithm.	sra \$1,\$2,10	$\$1 = \$2 \gg 10$	Shift right (sign extend)
shift left logical	sllv \$1,\$2,\$3	$\$1 = \$2 \ll \$3$	Shift left by var
shift right logical	srlv \$1,\$2, \$3	$\$1 = \$2 \gg \$3$	Shift right by var
shift right arithm.	srav \$1,\$2, \$3	$\$1 = \$2 \gg \$3$	Shift right arith. by var

MIPS Data Transfer Instructions

<u>Instruction</u>	<u>Comment</u>
SW R3, 500(R4)	Store word
SH R3, 502(R2)	Store half
SB R2, 41(R3)	Store byte
LW R1, 30(R2)	Load word
LH R1, 40(R3)	Load halfword
LHU R1, 40(R3)	Load halfword unsigned
LB R1, 40(R3)	Load byte
LBU R1, 40(R3)	Load byte unsigned
LUI R1, 40	Load Upper Immediate (16 bits shifted left by 16)

Why do we need LUI?



MIPS Compare and Branch

Compare and Branch

beq rs, rt, offset if R[rs] == R[rt] then PC-relative branch
 bne rs, rt, offset <>

Compare to zero and Branch

blez rs, offset if R[rs] <= 0 then PC-relative branch
 bgtz rs, offset >
 bltz rs, offset <
 bgez rs, offset >=
 bltzal rs, offset if R[rs] < 0 then branch and link (into R 31)
 bgeal rs, offset >=

- Remaining set of compare and branch take two instructions
- Almost all comparisons are against zero!

MIPS jump, branch, compare instructions

<u>Instruction</u>	<u>Example</u>	<u>Meaning</u>
branch on equal	<code>beq \$1,\$2,100</code>	if (\$1 == \$2) go to PC+4+100 Equal test; PC relative branch
branch on not eq.	<code>bne \$1,\$2,100</code>	if (\$1!= \$2) go to PC+4+100 Not equal test; PC relative
set on less than	<code>slt \$1,\$2,\$3</code>	if (\$2 < \$3) \$1=1; else \$1=0 Compare less than; 2's comp.
set less than imm.	<code>slti \$1,\$2,100</code>	if (\$2 < 100) \$1=1; else \$1=0 Compare < constant; 2's comp.
set less than uns.	<code>sltu \$1,\$2,\$3</code>	if (\$2 < \$3) \$1=1; else \$1=0 Compare less than; natural numbers
set l. t. imm. uns.	<code>sltiu \$1,\$2,100</code>	if (\$2 < 100) \$1=1; else \$1=0 Compare < constant; natural numbers
jump	<code>j 10000</code>	go to 10000 Jump to target address
jump register	<code>jr \$31</code>	go to \$31 For switch, procedure return
jump and link	<code>jal 10000</code>	\$31 = PC + 4; go to 10000 For procedure call

Signed v.s. Unsigned Comparison

R1= 0...00 0000 0000 0000 0001

R2= 0...00 0000 0000 0000 0010

R3= 1...11 1111 1111 1111 1111

- After executing these instructions:

```
slt r4,r2,r1
```

```
slt r5,r3,r1
```

```
sltu r6,r2,r1
```

```
sltu r7,r3,r1
```

- What are values of registers r4 - r7? Why?

r4 = ; r5 = ; r6 = ; r7 = ;

Summary

- **MIPS has 5 categories of instructions**
 - Arithmetic, Logical, Data Transfer, Conditional Branch, Unconditional Jump
- **3 Instruction Formats**
- **NiosII Soft Processor and ISA Reference**

Next Time

- **Assembly Programming**

Reading

- **Ch. 2, Appendix B, NiosII Soft Processor**

- **HW #2**