Instruction Fetch Cycle: In the Beginning

• Every cycle begins right AFTER the clock tick:

  • mem[PC] PCត:0> + 4

Clk

You are here!

One “Logic” Clock Cycle

Q: What are

control signal

values?

Previous slide

Next slide

Back to first slide

View graphic version