An Abstract View of the Implementation

Clk

5

Rw

Ra

Rb

32 32-bit

Registers

Rd

Clk

Data In

DataOut

Data

Address

Ideal

Data

Memory

Instruction

Instruction Address

Ideal

Instruction

Memory

Clk

PC

5

Rs

5

Rt

16

Imm

32

32

32

32

A

B

Previous slide

Next slide

Back to first slide

View graphic version