The Sequential Consistency Memory Model
P1
P2
P3
switch randomly set
after each memory op
provides single sequential
order among all operations
sequential processors
issue memory ops
in program order
Memory
Previous slide
Next slide
Back to first slide
View graphic version