Sufficient Conditions for Sequential Consistency
Every processor issues memory ops in program order
Processor must wait for store to complete before issuing next memory operation
After load, issuing proc waits for load to complete, and store that produced value to complete before issuing next op
Easily implemented with shared bus.